A planar Graphene Field-Effect Transistor GFET 
INTRODUCTION
The geometrically downscale of planar devices through Moore's Law have led to an innovation of new architectures and materials. The adoption of high-k metal gates materials and three-dimensional (3D) devices such as tri-gate have been successful approaches for boosting the transistor performance. Nevertheless, their issues on leakage current and doping levels may not provide significant improvement in the performance of transistors below the 22 nm node. The high mobility of Carbon Nanotube (CNT) material was then proposed as an alternative material (Durkop et al. 2004) . In spite of its advantage, accurate placement of CNT and its conductivity which depends on its chirality making them a doubtful candidate for Ultra Large Scale Integration (ULSI) trade. Graphene material has recently gained a lot of attention due to their potential as switching devices for impending planar technology nodes. It was introduced as a channel material in a transistor to counter the problems and have been reported (Cheli et al. 2009; Ferrari et al. 2006; Fiori et al. 2014; Noor Faizah et al. 2016a; Zhu & Woo et al. 2007) . Graphene was found to be the most reliable material thus far with single layer of Carbon behavior, resulting in outstanding gate control over the channel (Cheli et al. 2009; Ferrari et al. 2006; Fiori et al. 2014) . However, the device may suffer a very low switching capability of on-state current (I ON ) to leakage current (I OFF ) ratio due to the absence of an energy gap (Fiori et al. 2014; Nemes-Incze et al. 2008) . Top-gated layers and a high concentration of Si was then introduced to overcome the problem. The function of the top gate was to modulate the drain current and limit the carrier mobility. The employment of high concentration of Si on the other hand was to accumulate the S/D Schottky tunnelling for low resistive path such that only electrons or holes will be inoculated into the graphene channel and thus yield a unipolar conduction (Zhu & Woo 2007) . Therefore, a reasonable I OFF can be attained while maintaining a high I ON . In this work, the performance of 60 nm graphene transistors was benchmarked with the established DESSIS model (Zhu & Woo 2007) to create a platform for future device analysis at different gate length by using the same graphene properties established in this simulation. The final results were assessed and compared in terms of its drive current (I ON ), leakage current (I OFF ), subthreshold swing (SS) and switching capability (I ON /I OFF ). To allow comparison of the two model and to strengthen the conclusion, our device was simulated at fixed threshold voltage of 0.4V, following the benchmarked device. In order to get the V TH to 0.4V, doping concentration of three processing parameters was first varied. Recent work done by Afifah Maheran et al. (2014) and Noor Faizah et al. (2016a) through Taguchi optimization method also proved that these parameters hold the key performance of the transistor and was viable to adjust the V TH value closer to the prediction. These parameters are Halo implantation dose, S/D implantation dose and compensation implantation dose. Further assessment was then made to investigate the best dielectric material which gave the finest performance when harmonizing with graphene layers. The dielectric materials that were employed and studied in this experiment includes hafnium dioxide (HfO 2 ; k~22), aluminum oxide (Al 2 O 3 ; k~9.3), titanium dioxide (TiO 2 ; k~80) and tantalum pentoxide (Ta 2 O 5 ; k~26). Here, the V TH was maintained at 0.4V by process parameters variation. Graphene layer characterization was partially calculated and assumed to displays an ideal ohmic contact and functioned at a ballistic transport. The virtual device was constructed using ATHENA module and characterized by ATLAS module of SILVACO TCAD tools. Final results were confirmed through the benchmarking with the established DESSIS model of the same gate length, displaying a better performance and could be enhanced for better transistor characterization.
METHODS
In this study, the fabrication of graphene n-type MOSFET through ATHENA module follows the same conventional top-down transistor compatible process flow (Afifah Maheran et al. 2014; Noor Faizah et al. 2016b ). Initially, a <100> orientation substrate of boron-doped silicon was created. Then the substrate was thermally oxidized to form a silicon dioxide (SiO 2 ) layers besides to diminish the short channel effect (SCE) which was triggered by the expansion of the depletion layer within the substrate. Next, a pristine layer of graphene was placed on top of the SiO 2 layer. Figure 1 shows the doping profile of HfO 2 /WSi 2 graphene field effect transistor at 60 nm gate length. Note that the physical characterization of graphene layers utilized in this experiment followed the benchmarked DESSIS model where a single layer of graphene is set at 3.37Å thickness with zero bandgap, modeled as a semi-metal material. The saturation velocity was set at 10 8 cm/s, a fairly large value of 100 ns for radiative recombination lifetimes of the electron and hole and a 15000 cm 2 /Vs for its carrier mobility. The electron and hole densities of states of graphene were measured at a temperature of 300K (Zhu & Woo 2007) .
.
(1) FIGURE 1. Doping profile of graphene field effect transistor
The effective masses of electrons and holes in graphene in this study were set at m e ≈0.05 m o , m h ≈0.04m o and m o is the free electron mass. Experimentally, the number of electrons and holes per unit area was found to be ~10 12 /cm 2 , which agrees with that reported in (1) (Berger et al. 2004 ). The graphene layer was assumed to exhibit a perfect ohmic contact and function at a ballistic transport. Four different High-k dielectric materials of 2 nm thicknesses, which includes hafnium dioxide (HfO 2 ), aluminum oxide (Al 2 O 3 ), titanium dioxide (TiO 2 ) and tantalum entoxide (Ta 2 O 5 ), was then sandwiched between the graphene layer and the 77.1 nm thick Tungsten Silicide (WSi 2 ) metal gate in separate experiments to fabricate four n-type MOSFET devices. After WSi 2 deposition, both High-k metal gate materials layers were etched precisely to produce a 60 nm (±0.1 nm)-length transistor. Next, Halo implantation was doped with Indium material to reduce the short channel effect (SCE). Arsenic was then implanted at high concentration to accumulate the Schottky tunneling of the source-drain (S/D) regions. The purpose was to create a tunneling effect which offered a smoother path for only either electrons or holes to be injected into the tunnel and thus achieved a unipolar conduction. The final process took place right after the growth of 0.05 um-thickness of boron-phosphor-silicate-glass (BPSG) and a compensation implantation which was doped with Phosphorus material. At this stage, the metal contacts were formed and etched accordingly using aluminum layer. The device was then ready for its electrical characterization through ATLAS module. The first analysis was to measure the V TH value as it was the main criteria for assessment and comparison with the benchmarked device. To retain the threshold voltage (V TH ) within the targeted value of 0.4V, the doping concentrations of Halo implantation, S/D implantation and Compensation implantation were varied accordingly. Each of the doping values depends on the High-k material as they possess a different properties and k-value. A comprehensive fabrication procedure of the design was summarized in Table 1 . The design of factor variations on the other hand was summarized in Table 2 . For a clearer view, its dopant level which was varied to retain the V TH value was illustrated in Figure 2 . It can be observed that Al 2 O 3 utilized the highest S/D implantation dose compared to other materials.
RESULTS AND DISCUSSION
This section shows the electrical characterizations of the 60 nm n-type graphene MOSFET attained from the ATLAS module of SILVACO TCAD Tools. The results were compared with the established DESSIS simulator MOSFET model using the same graphene's parameters to set a platform for future graphene's transistor. In order to strengthen the findings and the conclusions besides allowing the comparison of the device performance, the applied threshold voltage (V TH ) in this research was also set at the same value as that of the benchmarked device, which was fixed at 0.4V. The only device variation was on the utilization of the dielectric materials. The effect of different dielectric materials onto the graphene layers and the dependencies on process parameters were also studied and analyzed in this part. I ON was measured at V D = 1.0V and I OFF is measured at V D = 0.5V. From the graph, it was observed that the value of I ON was at 0.257249×10 -3 A/um and the value of I OFF was at 0.23525×10 -7 A/um. The subthreshold swing (SS) was also extracted from the subthreshold I D -V GT curve where it was computed through (2) (Kaharudin et al. 2016) .
This parameter was one of significant quality in MOSFET technology as it indicates the switching speed of a device. The theoretical limit of SS in MOSFET is 60 mV/dec at room temperature. However, a smaller SS is desirable. The value of SS that was extracted from the curves was 110.035 mV/dec. Figure 5 illustrates the characteristic curve of the drain current (I D ) against the drain voltage (V D ) of the fabricated device at different gate voltage (V GT ). The applied V GT in this study were 0.2 V, 0.4 V, 0.6 V, 0.8 V and 1.0 V. As seen in Figure 5 , at V GT = 0.6 V, the device goes into saturation region when V D is greater than 0.2 V which is comparable to the benchmarked DESSIS model. This is due to the high electron mobility in the channel despite of the large electron saturation velocities (Zhu & Woo 2007) . The first investigation of the simulation of SILVACO TCAD Tools model utilized hafnium dioxide (HfO 2 ) as the High-k material. The results of the simulated device for performance comparison in terms of I ON , I OFF , SS and I ON / I OFF ratio which utilizing the same graphene's parameters as the DESSIS model are tabulated in Table 3 while the results of the transistor utilizing different High-k materials can be seen in Table 4 .
As can be seen in Tables 3 and 4, the Figures 6 and 7 , respectively. Figure 6 shows the I ON , I OFF and SS results while Figure 7 shows the I ON to I OFF ratio at 
CONCLUSION
Fabrication process of the 60 nm gate length graphene field effect transistor was presented and significant physical features of graphene layer were characterized and measured based on the effective mass calculation and ballistic transport assumption. The performance of the device has been confirmed through the benchmarking with the established DESSIS model transistor of the same gate length which is fit for study and analysis of the design parameters. It must be conceded that the variations and profusion of Silicon S/D doping concentration in this research have formed a Schottky tunnelling junctions and lead to competitive I ON and a very low I OFF. The performance evaluation between the gate oxides shows that the utilization of Al 2 O 3 High-k material on graphene layers is capable in improving the switching capability of the device due to high I ON to I OFF ratio. The dependence of the device performance on the dielectric material can be observed.
